Skip to content
Snippets Groups Projects
Commit 5ce25296 authored by anttib-5's avatar anttib-5
Browse files

bare7_1

parent 0843f9e9
Branches
No related tags found
No related merge requests found
...@@ -125,11 +125,12 @@ fn main() -> ! { ...@@ -125,11 +125,12 @@ fn main() -> ! {
// //
// rcc.cfgr.sysclk(64.mhz()).pclk1(64.mhz()).pclk2(64.mhz()).freeze(); // rcc.cfgr.sysclk(64.mhz()).pclk1(64.mhz()).pclk2(64.mhz()).freeze();
// //
// ** your answer here ** // The maximum frequency of pclk1 is 42MHz, and it needs to be the same frequency as the system clock.
// Which it is not since it is set to 16MHz
// //
// rcc.cfgr.sysclk(84.mhz()).pclk1(42.mhz()).pclk2(64.mhz()).freeze(); // rcc.cfgr.sysclk(84.mhz()).pclk1(42.mhz()).pclk2(64.mhz()).freeze();
// //
// ** your answer here ** // Here is the same reason, the sysclk is only different.
// //
// Commit your answers (bare7_1) // Commit your answers (bare7_1)
// //
... ...
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment