Skip to content
Snippets Groups Projects
Commit 44534184 authored by Anton's avatar Anton
Browse files

bare6_1

parent 89f4fe38
Branches
No related tags found
No related merge requests found
......@@ -202,7 +202,7 @@ fn clock_out(rcc: &RCC, gpioc: &GPIOC) {
//
// `rcc.cfgr.sysclk(64.mhz()).pclk1(64.mhz()).pclk2(64.mhz()).freeze()`;
//
// ** your answer here **
// PCLK1 needs to have a clock frequency of <= 42 MHz
//
// `rcc.cfgr.sysclk(84.mhz()).pclk1(42.mhz()).pclk2(64.mhz()).freeze();`
//
......@@ -237,15 +237,15 @@ fn clock_out(rcc: &RCC, gpioc: &GPIOC) {
//
// What is the (default) MCU (SYSCLK) frequency?
//
// ** your answer here **
// 8 Mhz
//
// What is the (default) DWT CYCCNT frequency?
//
// ** your answer here **
// Same as SYSCLK?
//
// What is the frequency of blinking?
//
// ** your answer here **
// 1 hz
//
// Commit your answers (bare6_1)
//
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment