Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
R
rtic_f4xx_nucleo
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Edvin Åkerfeldt
rtic_f4xx_nucleo
Commits
8d57f0fe
Commit
8d57f0fe
authored
4 years ago
by
Per Lindgren
Browse files
Options
Downloads
Patches
Plain Diff
Initial commit
parents
No related branches found
No related tags found
No related merge requests found
Changes
22
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
openocd.gdb
+40
-0
40 additions, 0 deletions
openocd.gdb
src/main.rs
+30
-0
30 additions, 0 deletions
src/main.rs
with
70 additions
and
0 deletions
openocd.gdb
0 → 100644
+
40
−
0
View file @
8d57f0fe
target extended-remote :3333
# print demangled symbols
set print asm-demangle on
# set backtrace limit to not have infinite backtrace loops
set backtrace limit 32
# detect unhandled exceptions, hard faults and panics
break DefaultHandler
break HardFault
break rust_begin_unwind
# # run the next few lines so the panic message is printed immediately
# # the number needs to be adjusted for your panic handler
# commands $bpnum
# next 4
# end
# *try* to stop at the user entry point (it might be gone due to inlining)
break main
monitor arm semihosting enable
# # send captured ITM to the file itm.fifo
# # (the microcontroller SWO pin must be connected to the programmer SWO pin)
# # 8000000 must match the core clock frequency
# monitor tpiu config internal itm.txt uart off 8000000
# # OR: make the microcontroller SWO pin output compatible with UART (8N1)
# # 8000000 must match the core clock frequency
# # 2000000 is the frequency of the SWO pin
# monitor tpiu config external uart off 8000000 2000000
# # enable ITM port 0
# monitor itm port 0 on
load
# start the process but immediately halt the processor
stepi
This diff is collapsed.
Click to expand it.
src/main.rs
0 → 100644
+
30
−
0
View file @
8d57f0fe
//! examples/init.rs
#![deny(unsafe_code)]
#![deny(warnings)]
#![no_main]
#![no_std]
use
cortex_m_semihosting
::
hprintln
;
use
panic_semihosting
as
_
;
use
stm32f4
;
// #[rtic::app(device = lm3s6965, peripherals = true)]
#[rtic::app(device
=
stm32f4)]
const
APP
:
()
=
{
#[init]
fn
init
(
cx
:
init
::
Context
)
{
static
mut
X
:
u32
=
0
;
// Cortex-M peripherals
let
_core
:
cortex_m
::
Peripherals
=
cx
.core
;
// Device specific peripherals
// let _device: lm3s6965::Peripherals = cx.device;
// Safe access to local `static mut` variable
let
_x
:
&
'static
mut
u32
=
X
;
hprintln!
(
"init"
)
.unwrap
();
}
};
This diff is collapsed.
Click to expand it.
Prev
1
2
Next
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment