Skip to content
Snippets Groups Projects
Commit aecf8eb6 authored by Ridge's avatar Ridge
Browse files

bare6_5

parent c5411821
No related branches found
No related tags found
No related merge requests found
...@@ -83,7 +83,7 @@ fn clock_out(rcc: &RCC, gpioc: &GPIOC) { ...@@ -83,7 +83,7 @@ fn clock_out(rcc: &RCC, gpioc: &GPIOC) {
// mco2 : SYSCLK = 0b00 // mco2 : SYSCLK = 0b00
// mcopre : divide by 4 = 0b110 // mcopre : divide by 4 = 0b110
rcc.cfgr rcc.cfgr
.modify(|_, w| unsafe { w.mco2().bits(0b00).mco2pre().bits(0b110) }); .modify(|_, w| unsafe { w.mco2().sysclk().mco2pre().bits(0b110) });
// power on GPIOC, RM0368 6.3.11 // power on GPIOC, RM0368 6.3.11
rcc.ahb1enr.modify(|_, w| w.gpiocen().set_bit()); rcc.ahb1enr.modify(|_, w| w.gpiocen().set_bit());
...@@ -203,7 +203,7 @@ fn clock_out(rcc: &RCC, gpioc: &GPIOC) { ...@@ -203,7 +203,7 @@ fn clock_out(rcc: &RCC, gpioc: &GPIOC) {
// By searching for `mco2` you find the enumerations and functions. // By searching for `mco2` you find the enumerations and functions.
// So here // So here
// `w.mco2().bits{0b00}` is equivalent to // `w.mco2().bits{0b00}` is equivalent to
// `w.mco2().sysclk()` and improves readabiity. // `w.mco2().sysclk()` and improves readability.
// //
// Replace all bitpatterns used by the function name equivalents. // Replace all bitpatterns used by the function name equivalents.
// //
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment